

CONTENTS

Chapter 1: Fundamentals of Phase-Locked Loops

- 1.1 Definition of PLL
- 1.2 Need for synchronization
- 1.3 Phase concepts
- 1.4 Frequency vs Phase
- 1.5 Applications

Chapter 2: Basic PLL Architecture

- 2.1 PLL block diagram
- 2.2 Phase detector types
- 2.3 VCO operation
- 2.4 Feedback divider
- 2.5 Locking process

Chapter 3: Analog PLL Analysis

- 3.1 Mathematical modelling
- 3.2 Linear PLL
- 3.3 Transfer functions
- 3.4 Loop filter design
- 3.5 Stability

Chapter 4: Control System View of PLL

- 4.1 Feedback control
- 4.2 Type-I & Type-II PLL
- 4.3 Order of PLL
- 4.4 Damping factor
- 4.5 Bandwidth

Chapter 5: Frequency Synthesizers

- 5.1 Integer-N PLL
- 5.2 Fractional-N PLL
- 5.3 Delta-Sigma modulation
- 5.4 Spur reduction

Chapter 6: Digital Phase Locked Loops (DPLL)

- 6.1 Digital phase detector
- 6.2 DCO
- 6.3 ADPLL architecture

6.4 TDC

6.5 Digital loop filter

Chapter 7: Noise and Jitter Analysis

7.1 Phase noise sources

7.2 Leeson's model

7.3 Jitter types

7.4 RMS jitter

7.5 Noise transfer

Chapter 8: PLL Design in CMOS Technology

8.1 Charge pump design

8.2 Ring & LC VCO

8.3 Low-power PLLs

8.4 High-speed PLLs

Chapter 9: PLL Applications

9.1 Communication systems

9.2 CDR

9.3 Costas loop

9.4 Grid synchronization

9.5 Power electronics

Chapter 10: Simulation and Implementation

10.1 MATLAB/Simulink modelling

10.2 FPGA PLLs

10.3 IC-based PLLs

10.4 Microcontroller PLL

Chapter 11: Advanced and Research Topics

11.1 Injection-locked PLL

11.2 Sub-sampling PLL

11.3 ML-assisted PLL

11.4 5G/6G PLLs

Chapter 12: Design Projects and Case Studies

12.1 IoT PLL design

12.2 High-precision PLL

12.3 Low-jitter PLL

12.4 Patent-oriented designs